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Abstract 
It’s very difficult to use resistance thermal noise for pseudo-random number in encryption algorithm at increasingly 
powerful personal computing functionality now. So the situation we need the true random number more and more. 
The Direct amplification, Oscillation sampling, Discrete-time chaos, Metastable sampling [1]. This paper use PLL in 
Altera NIOS develops a True Random Number generator (TRNG). It’s simpler, faster and cheaper than previous 
system. 
© 2011 Published by Elsevier Ltd. Selection and/or peer-review under responsibility of Harbin University 
of Science and Technology 
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1.  Introduction 
To pseudo-random number, if the attacker has enough computing power, it could be forecasted the 
random number sequence. So we hope the attacker cannot obtain the next random number when it has 
max computing power, and get all random number sequence [2].
There are many ways to produce a variety of real random numbers, such as the use of chaotic 
systems, the use of noise ADC sampling, the use of the quantum effects, etc.. This design is the use of 
random number generator of electronic components caused by noise in digital logic random jitter to 
generate. Affect the performance of those who have TRNG: Entropy Source, Harvesting Mechanism) and 
Post-processing, as shown in Figure 1 [1]. Thus, both in the classic field of information security or in the 
field of quantum information, are required to have a True Random Number Generator(TRNG).
* * Corresponding author. Tel.: +86-027-59367409 
E-mail address: 397894014@qq.com. 
Open access under CC BY-NC-ND license.
Open access under CC BY-NC-ND license.
2433Li Dejun and Pei Zhen / Procedia Engineering 29 (2012) 2432 – 24372 LI Deju  PEI Zhen/ Procedia Engineering 00 (201 ) 000–000 
Fig.1 Diagram of a ture random number generator 
Unfortunately stand processors (Altera NIOS processors include) can’t generate TRNG, because it is 
a deterministic system. Pseudo-random number generate is too complexity to cryptography, for example 
to generate keys is inadvisable. Therefore, absolute security password system to obtain random numbers 
should be built on a physical system based on randomly generated. 
This paper is based on the Altera CPLD chip analog phase-lock circuit, describes the Altera APEX 
FPLD custom built on a TRNG of the most commonly used method. Proposed method can be use a 
reliable on-chip analog PLL circuit extraction APEX low-jitter clock generator of random signals. TRNG 
relative NIOS processor was developed as an IP core system module, embedded encryption for the entire 
SOPC system designed to provide a higher level of system security.
2. The basic principles of PLL generates TRNG 
Under ideal conditions, the noise output of the random bit generator sampling appears '0 'and '1' 
exact probability equal to 1 / 2. But in fact, due to the internal circuitry other non-Gaussian noise as well 
as external factors, ambient temperature changes the impact on system stability, making the resulting 
random bit cannot be strictly equal probability and this will affect the sequence of random numbers to 
form the distribution uniformity. 
     This paper is the use of the phase detector output signal at the edge of the heat generation time jitter. 
This jitter has nothing to do with the edge of the noise, can be regarded as an ideal, noise-jitter. It is 
equivalent to Δt seconds fixed input clock jitter root mean square. Depending on the design, one or more 
of the input waveform edge triggered independently of each input device, in order to provide comparison. 
In between these edges at different time’s necessary to convert the current pulse, its width is sufficient to 
lock the phase difference. By superposition, each generation of timing jitter can be converted to an 
equivalent phase jitter, pulse width adjustable charge pump, into the rest of the noise synthesizer, on sf ,
the frequency and phase detector phase jitter is equivalent: [ ])(2 rmsradtfsin Δ=Δ πφ                            (1) 
In actual application, this is a picoseconds jitter meter, but the thermal noise has a sampling 
frequency much higher than the bandwidth. PLL at a very low duty cycle pulse output pulse sequence. 
Using this principle of edge-triggered sampling device is a good approximation of the pulse sampler. The 
equivalent noise bandwidth with half the sampling frequency, the spectral density consistent with the case 
of frequency conversion within the scope of this part. Therefore, the equivalent input-sided spectral 
density of phase fluctuations is: 
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This indicates that the increase in phase noise provided by the phase detector frequency. For a 
typical phase-locked loop synthesizer, only one feedback path divider output phase fluctuations produced 
by two-sided spectral density of the gain of the gain equal to the ratio of voltage divider. It`s means: 
so ffN /= ( of is the output frequency synthesizer). 
Entropy Source Harvesting Mechanism Post-processing 
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3.  The basic design principles of TRNG 
Altera FPLD using reconfigurable system-on-chip PLL to improve performance and enhance the on-
chip clock synthesizer frequency. The theoretical basis of this issue is the use of embedded analog PLL 
circuit extracts the clock signal synthesizer random jitter [3], as shown: 
 
 
 
 
 
Fig.2 Basic principle of randomness extraction from low-jitter clock signal 
Jitter is related to the PLL clock synthesizer (CLJ) from the clock signal (CLK) in the sample 
detector out. Make CLK to system clock frequency of CLKF and CLJ on-chip synthesis. 
[4]
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Extraction multiplication factor MK and Frequency factor DK :
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where GCD is an abbreviation of Greatest Common Divisor. Equation (5) ensures that the 
maximum guaranteed distance between the closest edges of CLK and CLJ (denoted as max minTΔ ) over 
the period. 
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By proper choosing of MK , DK , CLKT it is possible to guarantee that min( ) jitMAX T σΔ < 。
According to [5], an intrinsic jitter can be approximated by Gaussian distribution and 15jit psσ ≥ .
Moreover proposed method is insensitive to an overall jitter characteristic as far as an intrinsic PLL jitter 
is included. Use XOR gate extracted with several independent signal synthesis delay line, in order to 
ensure that (6) of the cycle signal TQ generated by random distribution of random bits. 
4. Hardware design Alter FPLD  
To measure the real performance of our proposed TRNG, an Altera NIOS development board was 
selected. This development board was chosen to eliminate concerns about proper board layout technique. 
The same board was also used in [6] for reference PLL measurements so we can expect that jitter 
characteristics presented in [6] can be directly applied to our design. The board features a PLL capable 
APEX EP20K200-2X with four on-chip analog PLLs. In order to use as large output data rate as possible, 
the two on-chip PLLs shown in Fig.3 were used for generating CLJ and CLK signals. 
PLL D
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Fig.3. Actual PLL configuration used in proposed TRNG IP block 
In Fig.3.external clock source is 33.3EXTF MHz= , on-chip synthesized clocks is 33.3CLKF MHz= (this 
frequency is the NIOS processor system clock frequency). (1120 / 3333) 33.6CLJ CLKF F MHz= ≈ . From 
formula (7) to ensure parameters min( ) 6.7 jitMAX T ps σΔ ≈ < . The output bit-rate of TRNG is 
1/ 10000 /QT bit s≈ . The TRNG is written as parameterized VHDL code using standard Altera mega 
function for embedded PLL configuration and LPM_ADD_SUB (adder/subtract) mega function.  
TRNG peripherals to the NIOS processor through the data register (read only) or control / status 
register (read and write) is mapped to visit two storage units, shown in Figure 4. TRNG standard memory 
pool can be enabled to access the application, access as easy as using interrupts. TRNG the base address 
and interrupt request can be SOPC compiler exact configuration. 
Fig.4 Data and Control/Status registers of 16-bit TRNG 
Table 1 shows examples of 16-bit / 32-bit NIOS resources required and the corresponding 16-bit / 
32 TRNG tools (the original logic that Altera FPLD of structural units). Shows the results after the Altera 
Quartus II, Altera IOS 2.2 and Leonardo Spectrum simulation. 
Table 1. simulation results in Altera APEX EP20K200-2X 
BLPCK LE % of total capacity 
NIOS-16/NIOS-32 140/1480 14/18 
UART 170 2 
TRNG-16/TRNG-32 150/200 2/2.5 
ALL & interface logic 1669/2143 20/26 
PLL4 
i
nclk
clk1 
clk0 
clk
1
clk0 
i
nclk
PLL2 
4.616MHz 
80 14
33.570
11 101EXT
F MHz
× =×
14
33.3
14EXT
F MHz=
14
4.616
101EXT
F MHz=
：
3
CLJ
CLK
4 Dedicated Clocks 
TRNG_base+0 
TRNG_base+1 
15…….             2  1  0 read
TRNG Data 
XXX…XXX  C V
status register 
data register 
Control register 
write
XXX…XXX IE
15…….           2  1  0 
V=1/0- valid/invalid data 
C=1/0- proper/improper clocks 
IE=1/0- interrupt enable/disable 
X    undefined 
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5. Data test of TRNG output 
There are many way to find pros and cons of TNRG. Currently, the most common test system was 
developed by the U.S. National Institute of Standards and Technology (NIST) released statistics test suite
[7]. This test is used in August 2011 sts-2.1.1 version. This reference to the Institute of Electro-Optical 
Engineering, Taiyuan University of Technology Li pu’s way of testing the application. 
In this suite α  (Significance level) can use straightforward. If P-value≥α , The assumption holds, 
that the sequence is random. If P-value≤α , The assumption does not hold, both non-random sequence. 
Theα is the probability of error means. Usually α  value in the range of [0.001,0.01]. 
We use continuous TRNG output of 1Gbit experimental hardware test strategy, setting TRNG have 
1Mbit serial. Evaluate P-value get m=1024， α =0.01. This value is consistent with the test specification. 
Table 2.  NIST test results(in 1Gigabit P-value) 
6.  Conclusion and outlook 
This paper describes the development of custom in FPLD hardware encryption system the 
possibility of TRNG. Shows the FPLD in engineering design of new applications. CPLD has a similar 
user-defined ASIC advantage, but to avoid the ASIC's high development costs, and avoid design changes 
in production after the inconvenience. Test results show that the TRNG can be achieved within the FPGA, 
and significantly increased the level of security for embedded systems, and expanded its application in the 
encryption system. Future development of TRNG IP core will include the FIPS and AIS-based online 
TRNG hardware encryption standard test system. 
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